


## Symwave SW3080 v.CD Silicon Errata

Last Updated: 2/20/2008 5:00:00 PM

SILICON ERRATA ID	PROBLEM DESCRIPTION	RESOLUTION / WORK-AROUNDS
<p>1. Gap-before-Ack Issue</p>	<p><u>Symptom</u> If the SW3080 is not root and repeats between two other nodes and at least one of the connections is a <math>\beta</math>-mode connection, then asynchronous data transfers have a small chance of a Gap event being indicated before an Acknowledge (Ack) packet is transmitted. The result is the Ack packet being ignored and the data packet being retransmitted; slightly lower Asynchronous data throughput will result.</p> <p><u>Occurrences</u> This issue only occurs in <math>\beta</math>-only or Hybrid networks with three or more nodes. It does not occur in two-node networks and DS-mode (only) networks. It only occurs if the SW3080 is not root.</p> 	<p>A. Setting the gap count to 10 (decimal) or higher greatly reduces the probability of this issue occurring. Many systems leave the gap count at 0x3F, which is excessively long and some systems set the gap count to 0x01, which is generally too short.</p> <p>B. Set the SW3080 to be the root of the network.</p>

Symwave SW3080 IEEE-1394b S800 THREE PORT CABLE TRANSCEIVER/ARBITER

SILICON ERRATA ID	PROBLEM DESCRIPTION	RESOLUTION / WORK-AROUNDS
<p>2. PHY-Link Disable Issue</p>	<p><u>Symptom</u> To disable the PHY-Link interface the LPS signal is deasserted (held logic zero) for a period of <math>T_{LPS-DISABLE}</math>. In the SW3080 PHY, the LPS signal has an additional low pulse-width requirement (<math>T_{LPS-DISL}</math>) of 1 mSec.</p> <p><u>Occurrences</u> If there are one or more active ports on the SW3080 then the issue will not occur. If all of the SW3080 ports are unconnected, disabled, in standby or suspended then the issue occurs when the Link Layer Controller (LLC) wants to disable the PHY-Link interface, such as going into a low-power mode.</p> <p>When the LLC wants to disable the PHY-Link interface, the LLC holds the LPS signal logic zero for a <math>T_{LPS-DISABLE}</math> period. The SW3080 PHY clock output turns off correctly within the <math>T_{LPS-DISABLE}</math> period. However, an addition <math>T_{LPS-DISL}</math> LPS low period is required. The total <math>T_{LPS-DISL}</math> period is 1 mSec.</p> <p>Since the SW3080 PHY-Link interface will be disabled then according to the IEEE-1394b specification the LLC must wait a <math>T_{LPS-ENABLE}</math> period of up to 10 mSec before communications resume with the SW3080. The actual SW3080 <math>T_{LPS-ENABLE}</math> period is 2.3 mSec. Therefore the worst-case LPS disable / re-enable is 1 mSec + 2.3 mSec = 3.3 mSec.</p> <p>It should be noted that PHY-Link interface resets done by asserting the LPS signal logic zero for a period of <math>T_{LPS-RESET}</math> works as specified in the IEEE-1394b specification. The <math>T_{LPS-RESET}</math> period is 2.75 <math>\mu</math>Sec (maximum).</p>	<p>No work-around exists. The effect on system performance is minimal because disabling and re-enabling the PHY-Link interface requires the LLC wait up to 10 mSec regardless of the actual <math>T_{LPS-DISABLE}</math> / <math>T_{LPS\_DISL}</math> / <math>T_{LPS-ENABLE}</math> periods.</p>